

Resource Summary Report

Generated by [FDI Lab - SciCrunch.org](https://www.fdi-lab.org/) on Apr 13, 2025

yosys

RRID:SCR_022549

Type: Tool

Proper Citation

yosys (RRID:SCR_022549)

Resource Information

URL: <https://github.com/YosysHQ/yosys>

Proper Citation: yosys (RRID:SCR_022549)

Description: Software tool interprets Verilog descriptions of programmable hardware and transforms these into combinations of small look-up tables as provided on FPGAs from Xilinx or Lattice.

Resource Type: software application, software resource, data processing software

Keywords: Verilog descriptions interpretation, Verilog descriptions transformation, small look-up tables

Funding:

Availability: Free, Available for download, Freely available

Resource Name: yosys

Resource ID: SCR_022549

Alternate URLs: <https://yosyshq.net/yosys/>

License: ISC License

Record Creation Time: 20220712T050152+0000

Record Last Update: 20250412T060509+0000

Ratings and Alerts

No rating or validation information has been found for yosys.

No alerts have been found for yosys.

Data and Source Information

Source: [SciCrunch Registry](#)

Usage and Citation Metrics

We have not found any literature mentions for this resource.